Lab 22 - Memory-Mapped Components in a Sub-Design